Integrating Tools for Automatic Program Verification

نویسنده

  • Engelbert Hubbers
چکیده

In this paper we describe our findings after integrating several tools based upon the Java Modeling Language (JML) [1], a specification language used to annotate Java programs. The tools we consider are Daikon [2], ESC/Java [3], JML runtime assertion checker [1], and Loop/PVS tool [4]. The first one generates specifications; the others are used to verify them. We find that for the first three it is worthwhile to combine them because this is relatively easy and it improves the specifications. Combining Daikon and the Loop/PVS tool directly works in theory, but in practice it only works if the test suite is very good and hence it is not advisable.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Determination of geometric accuracy of radiotherapy fields by port film and DRR using Matlab Graphical User Interface

Introduction: Radiation therapy is one of the methods of cancer treatment. In this method, it is necessary to avoid harming the healthy tissues of the patient which is in the vicinity of the target, as much as possible. Treatment verification is one of the most important steps of radiation therapy which has two usual methods, using Port film and EPID. The accuracy and precision of treatment in ...

متن کامل

Synergies among Testing, Verification, and Repair for Concurrent Programs (Dagstuhl Seminar 16201)

This report documents the program and the outcomes of Dagstuhl Seminar 16201 “Synergies among Testing, Verification, and Repair for Concurrent Programs”. This seminar builds upon, and is inspired by, several past seminars on program testing, verification, repair and combinations thereof. These include Dagstuhl Seminar 13021 “Symbolic Methods in Testing”; Dagstuhl Seminar 13061 “Fault Prediction...

متن کامل

Integrating Verification Components: The Interface is the Message

The efforts of researchers over the past 20 years has yielded an impressive array of verification tools. However, no single tool or method is going to solve the verification problem. An entire spectrum of formal methods and tools are needed ranging from test case generators, static analyzers, and type checkers, to invariant generators, decision procedures, bounded model checkers, explicit and s...

متن کامل

Satisfiability-based Program Reasoning and Program Synthesis

Title of dissertation: SATISFIABILITY-BASED PROGRAM REASONING AND PROGRAM SYNTHESIS Saurabh Srivastava, Doctor of Philosophy, 2010 Dissertation directed by: Professor Jeffrey S. Foster Department of Computer Science Program reasoning consists of the tasks of automatically and statically verifying correctness and inferring properties of programs. Program synthesis is the task of automatically ge...

متن کامل

Verifying a Vci Bus Interface Model Using an Lsc-based Specification

Because of the high stakes involved in integrating externally developed intellectual property (IP) cores used in System on Chip (SOC) designs, methods and tool support for quick, easy, decisive standard compliance verification must be developed. Such methods and tools include formal standard specifications that are easy to read, formal definitions of standard compliance and automatic generation...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003